In this paper, we describe a structured methodology for synthesizing translinear analog signal-processing systems from high-level descriptions in the time domain. The circuits are implemented from elements called multiple-input translinear elements (MITEs). We illustrate the synthesis methodology with the simple example of an RMS-DC converter.
CIRCUIT SYNTHESIS METHODOLOGY
The emerging class of dynamic rrnnslinear circuits [ I 4 1 makes possible a promising approach to the structured design of analog signal and information processing systems (51. Such circuits are capable of accurately realizing a wide range of linear and nonlinear systems whose behavior can be described implicitly as a system of coupled static polynomial constraints and algebrnic differential equations (.4DEs) with time as the independent variable. The synthesis process begins with the decomposition of the high-level timedomain description into frst-order ADEs. Afterwards, the dimensionless variables are replaced by ratios of signal currents to a unit current (whose values are forced to he posirive by adding offsets or using a differential representation). The system is then decomposed into translinear loop equations and Kirchhoff's current law (KCL) equations which are directly implementable as networks of MITEs.
RMS-TO-DC CONVERTER
Suppose that we need to implement an RMS-to-DC converter, which we can describe in the time domain with two static nonlinear constraints and a linear ordinary differential equation (ODE), given by dy x = w 2 , T -+~= z , and z = & ,
where w is the input signal, whose RMS amplitude we want to compute, x is the square of the input signal, y is a lowpass fltered version of x, giving an approximation of the dt Figure I : Inverting output structure time average of the square of the input signal, and z is the output of the system, giving the square-root of the time average value of the square of the input signal. We shall assume that w can take on both negative and positive values. Since all variables are represented by currents and must be strictly positive, we will need to provide a DC offset, U , which will make positive the total input, U =_ w + U, to the circuit that computes x. Note that x = w2 will always be a nonnegative quantity, so the low-pass flter only needs to be single-ended.
SYSTEM DECOMPOSITlON
One approach to designing such a circuit would be to synthesize separately a squaring circuit, a frst-order low-pass €her, and a square-root circuit and cascade these together with current mirrors. Although this approach will work, we shall take a different tact in this example, resulting in a more effcient implementation. We begin by eliminating x and y from the description of the system given in Eq. 
t -
The voltage, V,, was introduced by way of the output structure due to our need to implement a time derivative, hut we ultimately need to replace any voltages with currents for circuit construction. We can remove dV,/dt through the introduction of a capacitor current, I,, by multiplying the frst term on the left-hand side of this equation by unity in the form of C/C, where C is a capacitance. Doing so, we fnd that where we have grouped the C in the numerator with dVJdt, interpreting the product as the current dowing into a grounded capacitor connected to node V,, and the C in the denominator with 2 w r / U~. interpreting this time per unit charge as the reciprocal of a bias current, I,. The relationship between r and I , allows the low-pass flter's time constant to be tuned by varying I , . With these defnitions in mind, we can express the preceding equation as which we can rearrange to fnd that ZI,, we obtain three translinear-loop equations, given by = LI:, IqI: = lrIuIZu, and I J ; = I~I :
CIRCUIT CONSTRUCTION
From each of the three translinear-loop equations, we construct a MITE network by applying the Construction Theorem and the Balancing Theorem for MITE network syn-
. Before we begin, it is worthwhile to point out that each of the translinear-loop equations have the same relationship between I , and I , which may provide an opportunity to simplify the network through sharing. To take advantage of the similarity. we will make MITE connections according to the relationship between I, and I, frst and then between I , and the other currents. Each of these three networks is balanced to a fan-in of three and completed by connecting all the added control gates to a fxed reference voltage, Vref (shown with dotted lines).
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We have constructed each of these MITE networks in such a way that we have a number of opportunities to consolidate the networks by sharing MITEs and the controlling voltages between them. We can share MITEs when two are passing the same current and two of the three control gate potentials match. This implies that the third control gate on each MITE must he at the same potential, and therefore, can be shared. The reason for this sharing arrives from the ohsemation that if two MITEs are passing the same current, the sums of the control gates of each of those MITEs must he equal. Upon sharing voltages, we can usually fnd one or more redundant MITES that can be removed from the network. Applying this method of consolidation, we fnd that a single Mu can be shared between the one in Fig. 2a and the one in Fig. 2c if we connect nodes V, and V,. We can simultaneously share a single M, and a single M, between all three networks if we connect nodes VI, V,, and V,, and nodes V,, V,, and V,. Figure 3a shows the consolidated network and also includes the input current sources for our system.
We now incorporate the KCL equation, I , + I, + I, = I, i I,, by adding a current source for I , and mirroring I, around to source currents onto a grounded capacitor while making connections to the I , and I, MITEs so that they sink current off of the capacitor. See Fig. 3b .
Finally, we diode connect the MITEs (starting with the input MITEs connected to current sources) including a shared diode connection at the KCL node to Mp and M,. At this point we can connect Vref to any voltage in the circuit that will remain constant since it is only a reference voltage used to balance the network. In this case, we connect it to the diode connection at Mu to complete our circuit as shown in Fig. 3c where M, produces the output current, I,.
CONCLUSION
We have described a structured methodology for synthesizing translinear analog signal-processing systems from highlevel descriptions in the time domain. We illustrated this methodology by implementing an RMS-DC converter with MITE networks.
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